Working draft of the proposed RISC-V Bitmanipulation extension
Makefile
221
174 commits
updated Mar 20, 2024
riscv.atlassian.net/browse/RVG-122
92 commits
31 commits
11 commits
8 commits
riscv/riscv-elf-psabi-doc
A RISC-V ELF psABI Document
856
johnwinans/rvalp
RISC-V Assembly Language Programming
250
riscv/riscv-crypto
RISC-V cryptography extensions standardisation work.
411
inforichland/freezing-spice
A pipelined RISCV implementation in VHDL
96
poanetwork/vdf
An implementation of Verifiable Delay Functions in Rust
191
LaurentMazare/xla-rs
Experimentation using the xla compiler from rust
117
garritfra/qbe-rs
QBE IR in natural Rust data structures
134
damdoy/ice40_ultraplus_examples
Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
301
100.0%