RISC-V Toolchain & ISA Testing

10 repos

Tools, compilers, and test suites for the RISC-V instruction set architecture. This cluster spans the full RISC-V development stack: the GNU toolchain for compilation, formal ISA specifications, processor implementations (notably Rocket), low-level bootloaders and runtime environments (pk), and comprehensive test frameworks for validating instruction behavior and torture-testing implementations. These repositories form the core infrastructure for building and validating RISC-V hardware and software.

C · 4

Assembly · 2

Scala · 2

Python · 1

Shell · 1

Related clusters

Scala-based Hardware Design and Chip Generation14 Cluster 63447110 RISC-V Architecture Specifications14 Embedded C Standard Libraries17 Cluster 6467853 Cluster 63554014

riscv-software-src/riscv-pk

RISC-V Proxy Kernel

708

392 commits

riscv/riscv-pk

RISC-V Proxy Kernel

708

392 commits

freechipsproject/rocket-tools

Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)

Shell

484 commits

riscv/riscv-tests

No description

Assembly

1,243

948 commits

ucb-bar/riscv-torture

RISC-V Torture Test

Scala

223

222 commits

riscv/riscv-isa-sim

Spike, a RISC-V ISA Simulator

3,233

3,696 commits

riscv-collab/riscv-gnu-toolchain

GNU toolchain for RISC-V, including GCC

4,611

1,011 commits

riscv/riscv-opcodes

RISC-V Opcodes

Python

878

634 commits

ucb-bar/berkeley-hardfloat

No description

Scala

393

193 commits

riscv/riscv-v-spec

Working draft of the proposed RISC-V V vector extension

Assembly

1,089

1,061 commits