Cluster 635920

8 repos

C++ · 3

Rust · 2

Shell · 1

SystemVerilog · 1

Verilog · 1

verilog ·8,059

rtl ·4,540

gdsii ·3,108

opendb-database ·3,108

def ·3,108

cpp ·3,108

openroad ·3,108

lef ·3,108

eda ·3,108

tcl ·3,108

Related clusters

Cluster 63366311 Scala-based Hardware Design and Chip Generation14 Cluster 6610293 Linting and code quality tools15 Code formatters and linters13 LLVM Compiler Infrastructure & Toolchains15

veryl-lang/veryl

Veryl: A Modern Hardware Description Language

Rust

1,038

5,598 commits

chipsalliance/sv-tests

Test suite designed to check compliance with the SystemVerilog standard.

SystemVerilog

394

10,574 commits

MikePopoloski/slang

SystemVerilog compiler and language services

C++

1,141

6,022 commits

google/xls

XLS: Accelerated HW Synthesis

C++

1,896

9,385 commits

YosysHQ/yosys

Yosys Open SYnthesis Suite

C++

4,760

17,556 commits

The-OpenROAD-Project/OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at…

Verilog

3,108

42,240 commits

dalance/sv-parser

SystemVerilog parser library fully compliant with IEEE 1800-2017

Rust

482

534 commits

YosysHQ/oss-cad-suite-build

Multi-platform nightly builds of open source digital design and verification tools

Shell

1,709

855 commits