Cluster 438212

5 repos

SystemVerilog · 2

C++ · 1

Ruby · 1

Verilog · 1

asic ·4,145

fpga ·4,145

verilog ·3,353

rtl ·3,162

risc-v ·2,883

ip ·2,692

axi ·2,161

systemverilog ·2,161

network-on-chip ·1,691

hardware ·1,691

Related clusters

olofk/serv

SERV - The SErial RISC-V CPU

Verilog

1,882

490 commits

pulp-platform/axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance…

SystemVerilog

1,691

1,236 commits

rggen/rggen

Code generation tool for control and status registers

Ruby

470

421 commits

syntacore/scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

SystemVerilog

1,001

59 commits

keplertech/kepler-formal

Digital Design Equivalence Checking

C++

102

911 commits