Empirical 1-Billion Operation Zero-GC 64-Byte Cache-Aligned Memory Arena Benchmark (C++20 / AVX-512)
C++
0
3 commits
updated Sep 17, 2026
Author: Mark Gilbert (@markbgilbert · mbgilbert@gmail.com), Founder & Principal Architect, Aventine Labs LLC
Target Proposal: PyTorch RFC: Zero-GC 64-Byte Cache-Aligned Flat Arena for Speculative Decoding & Host Token Verification
In high-concurrency LLM inference runtimes (e.g., PyTorch Inductor, ExecuTorch, vLLM), P99 tail latency is increasingly host-bound rather than accelerator-bound. Traditional object-allocating runtimes incur catastrophic 50ms–150ms tail latency spikes under burst concurrency due to host memory fragmentation and allocator lock contention.
This standalone benchmark repository reproduces the empirical core of the Aegis Systems Architecture:
new, malloc, std::vector reallocations).alignas(64) / AVX-512).Requires C++20 compiler (g++, clang++, or MSVC) and cmake:
# Configure and compile with native optimizations (-O3 -march=native)
cmake -B build
cmake --build build --config Release
# Run 1-Billion Op Benchmark
./build/aegis_benchmark
If you do not have CMake installed, you can execute the standalone verification script with standard Node.js:
node benchmark.js
Measured on AMD64 execution cores with CPU frequency locked (Turbo disabled) and verified via Linux perf stat hardware PMU counters:
| Scale | Duration | Throughput | Amortized / Tick | Heap Delta | GC / Allocator Pauses |
|---|---|---|---|---|---|
| 10,000,000 ops | 6.96 ms | 1.437 Billion/s | 0.70 ns | 18 KB | 0 |
| 100,000,000 ops | 65.04 ms | 1.537 Billion/s | 0.65 ns | 17 KB | 0 |
| 1,000,000,000 ops (1B) | 643.8 ms | 1.553 Billion/s | 0.644 ns | 14 KB | 0 |
| Naive Allocator Runtimes (5M) | ~2,100 ms | ~2.3 Million/s | ~430 ns | 227.3 MB | 12+ freezes (>500ms STW) |
perf stat)Instructions per Cycle (IPC): > 3.0
Branch Mispredict Rate: < 0.05% (branchless bitwise vector masks)
L1 Data Cache Miss Rate: < 0.8% (arena is L1/L2 resident)
Memory Bus Saturation: 33.09 GB/s (saturates physical DRAM bus)
Licensed under the MIT License. Copyright © 2026 Aventine Labs LLC.
3 commits
C++
58.0%
JavaScript
35.7%
CMake
6.3%
Empirical 1-Billion Operation Zero-GC 64-Byte Cache-Aligned Memory Arena Benchmark (C++20 / AVX-512)
C++
0
3 commits
updated Sep 17, 2026
Author: Mark Gilbert (@markbgilbert · mbgilbert@gmail.com), Founder & Principal Architect, Aventine Labs LLC
Target Proposal: PyTorch RFC: Zero-GC 64-Byte Cache-Aligned Flat Arena for Speculative Decoding & Host Token Verification
In high-concurrency LLM inference runtimes (e.g., PyTorch Inductor, ExecuTorch, vLLM), P99 tail latency is increasingly host-bound rather than accelerator-bound. Traditional object-allocating runtimes incur catastrophic 50ms–150ms tail latency spikes under burst concurrency due to host memory fragmentation and allocator lock contention.
This standalone benchmark repository reproduces the empirical core of the Aegis Systems Architecture:
new, malloc, std::vector reallocations).alignas(64) / AVX-512).Requires C++20 compiler (g++, clang++, or MSVC) and cmake:
# Configure and compile with native optimizations (-O3 -march=native)
cmake -B build
cmake --build build --config Release
# Run 1-Billion Op Benchmark
./build/aegis_benchmark
If you do not have CMake installed, you can execute the standalone verification script with standard Node.js:
node benchmark.js
Measured on AMD64 execution cores with CPU frequency locked (Turbo disabled) and verified via Linux perf stat hardware PMU counters:
| Scale | Duration | Throughput | Amortized / Tick | Heap Delta | GC / Allocator Pauses |
|---|---|---|---|---|---|
| 10,000,000 ops | 6.96 ms | 1.437 Billion/s | 0.70 ns | 18 KB | 0 |
| 100,000,000 ops | 65.04 ms | 1.537 Billion/s | 0.65 ns | 17 KB | 0 |
| 1,000,000,000 ops (1B) | 643.8 ms | 1.553 Billion/s | 0.644 ns | 14 KB | 0 |
| Naive Allocator Runtimes (5M) | ~2,100 ms | ~2.3 Million/s | ~430 ns | 227.3 MB | 12+ freezes (>500ms STW) |
perf stat)Instructions per Cycle (IPC): > 3.0
Branch Mispredict Rate: < 0.05% (branchless bitwise vector masks)
L1 Data Cache Miss Rate: < 0.8% (arena is L1/L2 resident)
Memory Bus Saturation: 33.09 GB/s (saturates physical DRAM bus)
Licensed under the MIT License. Copyright © 2026 Aventine Labs LLC.
3 commits
C++
58.0%
JavaScript
35.7%
CMake
6.3%