T-head-Semi/thead-extension-spec

XuanTie vendor extension Instruction Set spec

stars

146

commits

Makefile

primary language

Sep 7, 2026

updated

README

XuanTie ISA extensions

This repository contains the XuanTie RISC-V ISA extension specifications.

Build instructions

The specification is written in AsciiDoc. The following instructions can be used to generate a PDF containing all specifications:

make

Contributors

61 commits

47 commits

9 commits

6 commits

Similar repos

riscv/riscv-p-spec

RISC-V Packed SIMD Extension

180

riscv/integrated-matrix-extension

RISC-V Integrated Matrix Development Repository

riscv/riscv-isa-manual

RISC-V Instruction Set Manual

4,813

riscv/riscv-profiles

RISC-V Architecture Profiles

192

riscv/riscv-v-spec

Working draft of the proposed RISC-V V vector extension

1,089

riscv/riscv-asm-manual

RISC-V Assembly Programmer's Manual

1,641

riscv-non-isa/riscv-asm-manual

RISC-V Assembly Programmer's Manual

1,641

riscv/riscv-debug-spec

RISC-V Debug Specification Standard

528

Languages

Makefile

100.0%